Eurotech BRI ISDN Uživatelský manuál stáhnout pdf (Strana 80)

Am186™CC Microcontroller Router Reference Design User’s Manual

D-4

END divider;

STATE_MACHINE DPLL CLOCKED_BY mclk_c32 RESET_BY resout;

" Jitter reduction circuit, implemented as free running up-counter,

" that counts 15, 16 or 17 clock cycles to form a window.

" The entire circuit can be viewed as a DPLL

STATE one:

pclk=1; " set the PCLK output to one

goto two; " on the next rising edge of the CLK signal go to the next state !

STATE two:

pclk=1;

goto three;

STATE three:

pclk=1;

goto four;

STATE four:

pclk=1;

goto five;

STATE five:

pclk=1;

goto six;

STATE six:

pclk=1;

goto seven;

STATE seven:

pclk=1;

goto eight;

STATE eight:

pclk=0;

goto nine;

STATE nine:

pclk=0;

about.book Page 4 Wednesday, July 21, 1999 11:10 AM

1 2 ... 75 76 77 78 79 80 81 82 83 84 85 ... 99 100

Žádné komentáře

Eurotech BRI ISDN Uživatelský manuál Strana 80